View FM25CL04_308096.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

FM25CL04
4Kb FRAM Serial 3V Memory Features
4K bit Ferroelectric Nonvolatile RAM * Organized as 512 x 8 bits * Unlimited Read/Write Cycles * 10 Year Data Retention * NoDelayTM Writes * Advanced High-Reliability Ferroelectric Process Very Fast Serial Peripheral Interface - SPI * Up to 20 MHz Frequency * Direct Hardware Replacement for EEPROM * SPI Mode 0 & 3 (CPOL, CPHA=0,0 & 1,1) Write Protection Scheme * Hardware Protection * Software Protection Low Power Consumption * Low Voltage Operation 2.7-3.65V * 1 A Standby Current Industry Standard Configuration * Industrial Temperature -40C to +85C * 8-pin SOIC * "Green" 8-pin SOIC
Description
The FM25CL04 is a 4-kilobit nonvolatile memory employing an advanced ferroelectric process. A ferroelectric random access memory or FRAM is nonvolatile and performs reads and writes like a RAM. It provides reliable data retention for 10 years while eliminating the complexities, overhead, and system level reliability problems caused by EEPROM and other nonvolatile memories. Unlike serial EEPROMs, the FM25CL04 performs write operations at bus speed. No write delays are incurred. The next bus cycle may commence immediately without the need for data polling. The next bus cycle may start immediately. In addition, the product offers virtually unlimited write endurance. Also, FRAM exhibits much lower power consumption than EEPROM. These capabilities make the FM25CL04 ideal for nonvolatile memory applications requiring frequent or rapid writes or low power operation. Examples range from data collection, where the number of write cycles may be critical, to demanding industrial controls where the long write time of EEPROM can cause data loss.
The FM25CL04 provides substantial benefits to users of serial EEPROM as a hardware drop-in replacement. The FM25CL04 uses the high-speed SPI bus, which enhances the high-speed write capability of FRAM technology. Device specifications are guaranteed over an industrial temperature range of -40C to +85C.
D E DS NN EG M SI 4 M E 5L0 OD2 C FM E W by R Ed T N lace O R ep N OR F
Pin Configuration
CS
1 2 3 4
8 7 6 5
VDD HOLD SCK SI
SO
WP
VSS
Pin Name /CS /WP /HOLD SCK SI SO VDD VSS
Function Chip Select Write Protect Hold Serial Clock Serial Data Input Serial Data Output Supply Voltage Ground
Ordering Information
FM25CL04-S FM25CL04-G
8-pin SOIC "Green" 8-pin SOIC
This product conforms to specifications per the terms of the Ramtron standard warranty. The product has completed Ramtron's internal qualification testing and has reached production status.
Ramtron International Corporation 1850 Ramtron Drive, Colorado Springs, CO 80921 (800) 545-FRAM, (719) 481-7000 www.ramtron.com
Rev. 3.1 May 2005
Page 1 of 12
WP CS HOLD SCK
Instruction Decode Clock Generator Control Logic Write Protect
128 x 32 FRAM Array
Instruction Register
SI
Pin Descriptions Pin Name /CS
SCK
/HOLD
/WP SI
D E DS NN EG M SI 4 M E 5L0 OD2 C FM E W by R Ed T N lace O R ep N OR F
Address Register Counter Data I/O Register 3 Nonvolatile Status Register
9
8
SO
Figure 1. Block Diagram
I/O Input
Input
Input
Input
Input
SO
Output
VDD VSS
Supply Supply
Description Chip Select: This active low input activates the device. When high, the device enters low-power standby mode, ignores other inputs, and all outputs are tri-stated. When low, the device internally activates the SCK signal. A falling edge on /CS must occur prior to every op-code. Serial Clock: All I/O activity is synchronized to the serial clock. Inputs are latched on the rising edge and outputs occur on the falling edge. Since the device is static, the clock frequency may be any value between 0 and 20 MHz and may be interrupted at any time. Hold: The /HOLD pin is used when the host CPU must interrupt a memory operation for another task. When /HOLD is low, the current operation is suspended. The device ignores any transition on SCK or /CS. All transitions on /HOLD must occur while SCK is low. Write Protect: This active low pin prevents write operations to the memory array or the status register. A complete explanation of write protection is provided below. Serial Input: All data is input to the device on this pin. The pin is sampled on the rising edge of SCK and is ignored at other times. It should always be driven to a valid logic level to meet IDD specifications. * SI may be connected to SO for a single pin data interface. Serial Output: This is the data output pin. It is driven during a read and remains tristated at all other times including when /HOLD is low. Data transitions are driven on the falling edge of the serial clock. * SO may be connected to SI for a single pin data interface. Power Supply (2.7V to 3.65V) Ground
Rev. 3.1 May 2005
Page 2 of 12
Overview
The FM25CL04 is a serial FRAM memory. The memory array is logically organized as 512 x 8 and is accessed using an industry standard Serial Peripheral Interface or SPI bus. Functional operation of the FRAM is similar to serial EEPROMs. The major difference between the FM25CL04 and a serial EEPROM with the same pinout is the FRAM's superior write performance and power consumption.
Serial Peripheral Interface - SPI Bus
The FM25CL04 employs a Serial Peripheral Interface (SPI) bus. It is specified to operate at speeds up to 20 MHz. This high-speed serial bus provides high performance serial communication to a host microcontroller. Many common microcontrollers have hardware SPI ports allowing a direct interface. It is quite simple to emulate the port using ordinary port pins for microcontrollers that do not. The FM25CL04 operates in SPI Mode 0 and 3. The SPI interface uses a total of four pins: clock, data-in, data-out, and chip select. It is possible to connect the two data pins together. Figure 2 illustrates a typical system configuration using the FM25CL04 with a microcontroller that offers an SPI port. Figure 3 shows a similar configuration for a microcontroller that has no hardware support for the SPI bus. Protocol Overview The SPI interface is a synchronous serial interface using clock and data pins. It is intended to support multiple devices on the bus. Each device is activated using a chip select. Once chip select is activated by the bus master, the FM25CL04 will begin monitoring the clock and data lines. The relationship between the falling edge of /CS, the clock and data is dictated by the SPI mode. The device will make a determination of the SPI mode on the falling edge of each chip select. While there are four such modes, the FM25CL04 supports modes 0 and 3. Figure 4 shows the required signal relationships for modes 0 and 3. For both modes, data is clocked into the FM25CL04 on the rising edge of SCK and data is expected on the first rising edge after /CS goes active. If the clock begins from a high state, it will fall prior to beginning data transfer in order to create the first rising edge. The SPI protocol is controlled by op-codes. These op-codes specify the commands to the device. After /CS is activated the first byte transferred from the bus master is the op-code. Following the op-code, any addresses and data are then transferred. Certain op-codes are commands with no subsequent data transfer. The /CS must go inactive after an operation is complete and before a new op-code can be issued. There is one valid op-code only per active chip select.
Memory Architecture
When accessing the FM25CL04, the user addresses 512 locations of 8 data bits each. These data bits are shifted serially. The addresses are accessed using the SPI protocol, which includes a chip select (to permit multiple devices on the bus), an op-code, and an address. The upper address bit is included in the opcode. The complete address of 9-bits specifies each byte address uniquely. Most functions of the FM25CL04 either are controlled by the SPI interface or are handled automatically by on-board circuitry. The access time for memory operation is essentially zero, beyond the time needed for the serial protocol. That is, the memory is read or written at the speed of the SPI bus. Unlike an EEPROM, it is not necessary to poll the device for a ready condition since writes occur at bus speed. So, by the time a new bus transaction can be shifted into the device, a write operation will be complete. This is explained in more detail in the interface section.
Users expect several obvious system benefits from the FM25CL04 due to its fast write cycle and high endurance as compared with EEPROM. In addition there are less obvious benefits as well. For example in a high noise environment, the fast-write operation is less susceptible to corruption than an EEPROM since it is completed quickly. By contrast, an EEPROM requiring milliseconds to write is vulnerable to noise during much of the cycle. Note that the FM25CL04 contains no power management circuits other than a simple internal power-on reset. It is the user's responsibility to ensure that VDD is within datasheet tolerances to prevent incorrect operation.
D E DS NN EG M SI 4 M E 5L0 OD2 C FM E W by R Ed T N lace O R ep N OR F
Rev. 3.1 May 2005
Page 3 of 12
SCK MOSI MISO
SO SPI Microcontroller
SI
SCK
SO
SI SCK
FM25CL04 CS SS1 SS2 HOLD1 HOLD2 HOLD
FM25CL04 CS HOLD
SPI Mode 0: CPOL=0, CPHA=0
SPI Mode 3: CPOL=1, CPHA=1
D E DS NN EG M SI 4 M E 5L0 OD2 C FM E W by R Ed T N lace O R ep N OR F
MOSI : Master Out Slave In MISO : Master In Slave Out SS : Slave Select
Figure 2. System Configuration with SPI port
P1.0 P1.1
Microcontroller
SO
SI
SCK
FM25CL04
CS
HOLD
P1.2
Figure 3. System Configuration without SPI port
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
Figure 4. SPI Modes 0 & 3
Rev. 3.1 May 2005
Page 4 of 12
FM25CL04 Data Transfer All data transfers to and from the FM25CL04 occur in 8-bit groups. They are synchronized to the clock signal (SCK), and they transfer most significant bit (MSB) first. Serial inputs are registered on the rising edge of SCK. Outputs are driven from the falling edge of SCK. Command Structure There are six commands called op-codes that can be issued by the bus master to the FM25CL04. They are listed in the table below. These op-codes control the functions performed by the memory. They can be divided into three categories. First, there are commands that have no subsequent operations. They perform a single function such as to enable a write operation. Second are commands followed by one byte, either in or out. They operate on the status register. The third group includes commands for memory transactions followed by address and one or more bytes of data. Table 1. Op-code Commands Name Description Set Write Enable Latch WREN Write Disable WRDI Read Status Register RDSR Write Status Register WRSR Read Memory Data READ WRITE Write Memory Data WREN - Set Write Enable Latch The FM25CL04 will power up with writes disabled. The WREN command must be issued prior to any write operation. Sending the WREN op-code will allow the user to issue subsequent op-codes for write operations. These include writing the status register and writing the memory. Sending the WREN op-code causes the internal Write Enable Latch to be set. A flag bit in the status register, called WEL, indicates the state of the latch. WEL=1 indicates that writes are permitted. Attempting to write the WEL bit in the status register has no effect. Completing any write operation will automatically clear the write-enable latch and prevent further writes without another WREN command. Figure 5 below illustrates the WREN command bus configuration. WRDI - Write Disable The WRDI command disables all write activity by clearing the Write Enable Latch. The user can verify that writes are disabled by reading the WEL bit in the status register and verifying that WEL=0. Figure 6 illustrates the WRDI command bus configuration.
D E DS NN EG M SI 4 M E 5L0 OD2 C FM E W by R Ed T N lace O R ep N OR F
Op-code
00000110b 00000100b 00000101b 00000001b 0000A011b 0000A010b CS 0 1 2 3 4 5 6 7 SCK SI
0
0
0
0
0
1
1
0
SO
Hi-Z
Figure 5. WREN Bus Configuration
CS
0 SCK
1
2
3
4
5
6
7
SI SO
0
0
0
0
Hi-Z
0
1
0
0
Figure 6. WRDI Bus Configuration
Rev. 3.1 May 2005 Page 5 of 12
RDSR - Read Status Register The RDSR command allows the bus master to verify the contents of the Status register. Reading Status provides information about the current state of the write protection features. Following the RDSR opcode, the FM25CL04 will return one byte with the contents of the Status register. The Status register is described in detail in a later section.
WRSR - Write Status Register The WRSR command allows the user to select certain write protection features by writing a byte to the Status register. Prior to issuing a WRSR command, the /WP pin must be high or inactive. Prior to sending the WRSR command, the user must send a WREN command to enable writes. Note that executing a WRSR command is a write operation and therefore clears the Write Enable Latch. The bus configuration of RDSR and WRSR are shown below.
Status Register & Write Protection
The write protection features of the FM25CL04 are multi-tiered. Taking the /WP pin to a logic low state is the hardware write protect function. All write operations are blocked when /WP is low. To write the memory with /WP high, a WREN op-code must first be issued. Assuming that writes are enabled using WREN and by /WP, writes to memory are controlled by the Status register. As described above, writes to the status register are performed using the WRSR command and subject to the /WP pin. The Status register is organized as follows. Table 2. Status Register
Bit Name 7 0 6 0 5 0 4 0 3 BP1 2 BP0 1 WEL
D E DS NN EG M SI 4 M E 5L0 OD2 C FM E W by R Ed T N lace O R ep N OR F
Figure 7. RDSR Bus Configuration Figure 8. WRSR Bus Configuration
0 0
Attempting to directly write the WEL bit in the status register has no effect on its state. This bit is internally set and cleared via the WREN and WRDI commands, respectively. BP1 and BP0 are memory block write protection bits. They specify portions of memory that are write protected as shown in the following table.
Bits 0 and 7-4 are fixed at 0 and cannot be modified. Note that the Ready bit in many EEPROMs is unnecessary as the FRAM writes in real-time and is never busy. The BP1 and BP0 control software write protection features. They are nonvolatile! The WEL flag indicates the state of the Write Enable Latch.
Rev. 3.1 May 2005 Page 6 of 12
Table 3. BP1 0 0 1 1
Block Memory Write Protection BP0 Protected Address Range 0 None 1 180h to 1FFh (upper 1/4) 0 100h to 1FFh (upper 1/2) 1 000h to 1FFh (all)
The BP1 and BP0 bits allow software to selectively write protect the array. These settings are only used when the /WP pin is inactive and the WREN command has been issued. The following table summarizes the write protection conditions.
Table 4. Write Protection WEL /WP Protected Blocks 0 X Protected 1 0 Protected 1 1 Protected
Unprotected Blocks Protected Protected Unprotected
Status Register Protected Protected Unprotected
Memory Operation
The SPI interface, which is capable of a relatively high clock frequency, highlights the fast write capability of the FRAM technology. Unlike SPI-bus EEPROMs, the FM25CL04 can perform sequential writes at bus speed. No page register is needed and any number of sequential writes may be performed. Write Operation All writes to the memory array begin with a WREN op-code. The next op-code is the WRITE instruction. This op-code must include the address MSB. It is followed by a single byte address value. In total, the 9-bits specify the address of the first byte of the write operation. Subsequent bytes are data and they are written sequentially. Addresses are incremented internally as long as the bus master continues to issue clocks. If the last address of 1FFh is reached, the counter will roll over to 000h. Data is written MSB first. A write operation is shown in Figure 9.
Unlike EEPROMs, any number of bytes can be written sequentially and each byte is written to memory immediately after it is clocked in (after the 8th clock). The rising edge of /CS terminates a WRITE op-code operation. Asserting /WP active in
D E DS NN EG M SI 4 M E 5L0 OD2 C FM E W by R Ed T N lace O R ep N OR F
Figure 9. Memory Write
the middle of a write operation will have no effect until the byte being written has completed. Read Operation After the falling edge of /CS, the bus master can issue a READ op-code. This op-code must include the address MSB. It is followed by a single byte address value. In total, the 9-bits specify the address of the first byte of the read operation. After the op-code and address are complete, the SI line is ignored. The bus master issues 8 clocks, with one bit read out for each. Addresses are incremented internally as long as the bus master continues to issue clocks. If the last address of 1FFh is reached, the counter will roll over to 000h. Data is read MSB first. The rising edge of /CS terminates a READ op-code operation. A read operation is shown in Figure 10. Hold The /HOLD pin can be used to interrupt a serial operation without aborting it. If the bus master pulls the /HOLD pin low while SCK is low, the current operation will pause. Taking the /HOLD pin high while SCK is low will resume an operation. The transitions of /HOLD must occur while SCK is low, but the SCK and /CS pins can toggle during a hold state.
Rev. 3.1 May 2005
Page 7 of 12
Figure 10. Memory Read
D E DS NN EG M SI 4 M E 5L0 OD2 C FM E W by R Ed T N lace O R ep N OR F
Rev. 3.1 May 2005
Page 8 of 12
Electrical Specifications
Absolute Maximum Ratings Symbol Description VDD Power Supply Voltage with respect to VSS VIN Voltage on any pin with respect to VSS TSTG TLEAD Storage Temperature Lead Temperature (Soldering, 10 seconds) Ratings -1.0V to +5.0V -1.0V to +5.0V and VIN < VDD+1.0V -55C to + 125C 300 C
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only, and the functional operation of the device at these or any other conditions above those listed in the operational section of this specification is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.
DC Operating Conditions (TA = -40 C to + 85 C, VDD = 2.7V to 3.65V unless otherwise specified) Symbol Parameter Min Typ Max Units VDD Power Supply Voltage 2.7 3.3 3.65 V IDD VDD Supply Current mA 0.03 0.02 @ SCK = 100 kHz 0.17 0.1 @ SCK = 1.0 MHz 0.75 0.5 @ SCK = 5.0 MHz 3.0 2 @ SCK = 20.0 MHz ISB Standby Current 1 A ILI Input Leakage Current 1 A ILO Output Leakage Current 1 A VIH Input High Voltage 0.7 VDD VDD + 0.5 V VIL Input Low Voltage -0.3 0.3 VDD V VOH Output High Voltage V VDD - 0.8 @ IOH = -2 mA VOL Output Low Voltage 0.4 V @ IOL = 2 mA VHYS Input Hysteresis 0.05 VDD V Notes 1. SCK toggling between VDD-0.3V and VSS, other inputs VSS or VDD-0.3V. 2. SCK = SI = /CS=VDD. All inputs VSS or VDD. 3. VSS VIN VDD and VSS VOUT VDD. 4. This parameter is characterized but not 100% tested.
D E DS NN EG M SI 4 M E 5L0 OD2 C FM E W by R Ed T N lace O R ep N OR F
Notes 1 2 3 3 4
Rev. 3.1 May 2005
Page 9 of 12
AC Parameters (TA = -40 C to + 85 C, CL = 30pF, VDD = 2.7V to 3.65V unless otherwise specified) Min Max Symbol Parameter Units fCK SCK Clock Frequency 0 20 MHz tCH Clock High Time 22 ns tCL Clock Low Time 22 ns tCSU Chip Select Setup 10 ns tCSH Chip Select Hold 10 ns tOD Output Disable Time 20 ns tODV Output Data Valid Time 20 ns tOH Output Hold Time 0 ns tD Deselect Time 60 ns tR Data In Rise Time 50 ns tF Data In Fall Time 50 ns tSU Data Setup Time 5 ns tH Data Hold Time 5 ns tHS /Hold Setup Time 10 ns tHH /Hold Hold Time 10 ns tHZ /Hold Low to Hi-Z 20 ns tLZ /Hold High to Data Active 20 ns Notes
1.
Notes 1 1
2
1,3 1,3
2.
3.
tCH + tCL = 1/fCK. This parameter is characterized but not 100% tested. Rise and fall times measured between 10% and 90% of waveform.
Capacitance (TA = 25 C, f=1.0 MHz, VDD = 3.3V) Symbol Parameter CO Output capacitance (SO) CI Input capacitance Notes 1. This parameter is characterized but not 100% tested. Data Retention (VDD = 2.7V to 3.65V) Parameter Data Retention AC Test Conditions Input Pulse Levels Input rise and fall times Input and output timing levels
D E DS NN EG M SI 4 M E 5L0 OD2 C FM E W by R Ed T N lace O R ep N OR F
2 2 Min Max 8 6 Units pF pF Notes 1 1 Min 10 Max Units Years Notes Equivalent AC Load Circuit
1.3V
10% and 90% of VDD 5 ns 30% and 70% of VDD
1100 30 pF
Output
Rev. 3.1 May 2005
Page 10 of 12
Serial Data Bus Timing
/Hold Timing
D E DS NN EG M SI 4 M E 5L0 OD2 C FM E W by R Ed T N lace O R ep N OR F
tHS CS tHH SCK tHH tHS HOLD SO tHZ tLZ
Rev. 3.1 May 2005
Page 11 of 12
Mechanical Drawing
8-pin SOIC (JEDEC Standard MS-012 variation AA)
E1 E
Pin 1
D E DS NN EG M SI 4 M E 5L0 OD2 C FM E W by R Ed T N lace O R ep N OR F
D h 45 A
e
b
A1
.10 mm .004 in.
L
C
Selected Dimensions Refer to JEDEC MS-012 for complete dimensions and notes. Controlling dimensions in millimeters. Conversions to inches are not exact. Symbol A A1 b Dim mm in. mm in. mm in. mm in. mm in. mm in. mm in. mm in. mm in. mm in. Min 1.35 0.053 0.10 0.004 0.33 0.013 0.19 0.007 4.80 0.189 5.80 0.228 3.80 0.150 Nom. Max 1.75 0.069 0.25 0.010 0.51 0.020 0.25 0.010 5.00 0.197 6.20 0.244 4.00 0.157
C
D E
E1 e h L
1.27 BSC 0.050 BSC 0.25 0.010 0.40 0.016 0 0.50 0.197 1.27 0.050 8
Rev. 3.1 May 2005
Page 12 of 12

▲Up To Search▲

Price & Availability of FM25CL04

	To Download FM25CL04 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .